The innermost part of the tracking detector of the ATLAS experiment consists mainly of planar n + -in-n silicon pixel sensors. During the phase-0 upgrade, the Insertable B-Layer (IBL) was installed closest to the beam pipe. Its pixels are arranged with a pitch of 250 µm × 50 µm with a rectangular shaped n + implantation. Based on this design modified pixel designs have been developed in Dortmund.
Introduction
One of the major experiments at the CERN LHC is ATLAS [1] . During the phase-0 upgrade in 2014, the Insertable B-Layer (IBL) [2, 3] was installed closest to the beam pipe. As the other layers of the pixel detector, it consists of planar n + -in-n silicon pixel sensors, but their design layout was revised [4] and new front-end electronics, the FE-I4 read-out chips [5] , were used. The IBL is designed to withstand a fluence of 5 × 10 15 n eq cm −2 and a dose of 2.5 MGy during its operation.
In order to achieve a high particle tracking efficiency even after this irradiation, it is necessary to have a sufficient signal charge induced in the sensors. For this purpose, bias voltages up to 1000 V can be applied. These higher operation voltages lead to higher power consumption, which has to be dissipated by the cooling system to prevent thermal runaway. Therefore, it is desirable to achieve higher signal charge and efficiency at the same voltages or to achieve the same signal charge and efficiency at lower voltages.
Previous investigations showed an increased signal charge after irradiation for thinner detectors [6] and at higher * corresponding author, andreas.gisen@tu-dortmund.de 1 deceased 24 May 2017 2 now at CiS Forschungsinstitut für Mikrosensorik GmbH, Erfurt voltages [7] , caused by charge multiplication. The presented approach is another: Modifications are made to the shape of the n + pixel implantations which are intended to force maxima in the electric field to increase the collected charge.
Design of the pixel cells
The pixel cells of the IBL sensors have a pitch of 250 µm in the long and 50 µm in the short direction. Their design is shown in Figure 1 . The rectangular n + implantation is positioned centrally. Its corners are rounded in order to avoid maxima in electric field strength. It is surrounded by openings in the nitride layer, which are used for the moderated p-spray technique. The bias dot with the connection to the bias grid is on the left. The opening in the outer passivation layer for the subsequent bump bond deposition is on the right. In between there are three openings in the inner passivations, which ensure a conductive connection from the n + implantation through the metal layer to the bump bond.
Based on this IBL pixel design, six modified so-called REINER 3 pixel designs were developed in Dortmund [8] . They are numbered V1 to V6 and their layouts are shown in Figure 2 . In V1, the n + implantation is divided into four Figure 1 : Schematic layout of the IBL pixel design. The n + implantation is displayed in blue, the metal in grey, the nitride openings, which are also used for the moderated p-spray technique, in green and the opening in the outer passivation in orange.
Figure 2: Schematic layout of the modified designs V1 to V6. Again the n + implantation is displayed in blue, the metal in grey, the nitride openings, which are also used for the moderated p-spray technique, in green and the opening in the outer passivation in orange.
segments. The moderated p-spray profile is continued between the individual segments. V2 and V3 feature further subdivisions to ten and 16 segments, respectively. Due to reduced space between the single segments, no moderated p-spray profile could be implemented. V4 has a similar layout as V1, but with sharp corners of the segments. The usual rounding of the corners was dispensed. V5 and V6 have the n + implantation narrowed by a factor of 3. V6 has the same moderated p-spray profile as the standard design, while this is changed in V5. The width of the high dose area is largely increased.
All designs have an identical bias dot and bias grid structure. It is known [9, 10] that these lead to reduced charge collection and hit efficiency, but improvements in this area are not part of this study.
Sensors and modules
The pixel designs presented in section 2 are placed on planar n + -in-n silicon sensors with an n-bulk thickness of 200 µm. They are compatible with IBL single chip sensors. The pixel cells are arranged in 80 columns and 336 rows. Each ten columns the pixel design is changed. While the pixels on the n-side are continuous, the p-side is divided by guard ring design into eight substructures. Each of those features only one pixel design whose name is printed centrally. High-voltage pads for contacting are located at the top and bottom. Each structure is enclosed by 13 guard rings. This is pictured in an image of the p-side in Figure 3 . The six structures containing the modified designs are enclosed by structures with the IBL design. Since this baseline design occurs twice, redundancy and comparability is given within a sensor. The first structure with the IBL design is named 05, the sensor's number on the wafer, while the second appearance is named V0. The other structures have their corresponding structure name imprinted.
A detailed view of the guard ring layout at the bottom of Figure 3 reveals that not all pixel cells are covered by the high-voltage electrode. The next-to-last column is fully shifted beneath the guard rings, the last column even beyond. A few sensors were connected to FE-I4 [5] read-out chips with the help of a flip-chip process employing tinlead-bumps. This flip-chip process was performed at IZM, Berlin, Germany, and is consistent with IBL production. The investigated module was irradiated with neutrons to 5×10 15 n eq cm −2 at the Sandia Annular Core Research Reactor, Albuquerque, USA [11] . Afterwards, it was mounted to a read-out PCB, which provides connection via wire bonds to the FE as well as connectors for low/high voltage supply and data transmission.
IV and power dissipation measurements
Measurements took place in an isolation box which includes a metal heat exchanger connected to a regulated chiller. With this setup, on-sensor temperatures down to -50
• C can be reached. The box is flushed with pre-cooled dried air to keep humidity low and therefore preclude condensation. The FE was not powered during this study to prevent its heat load being transmitted to the sensor. Pt1000 temperature resistors were placed as close as reasonably possible to the module. All measurements were taken at an on-sensor temperature of -30
• C, so scaling of the leakage current could be avoided.
Jumpers on the read-out PCB enable biasing of one, all or any combinations of structures during measurements. The current was measured up to a maximum voltage of 1000 V in steps of 10 V with a delay of 10 s between the steps. At each step the current was measured ten times and the mean value was calculated. Differences between individual structures are visible, but none is going into break down. The resulting power dissipation curves for the measurements of all structures individually are shown in Figure 4 . An indication for the reliability of the measurements is the good agreement of the curves of 05 and V0, the structures with the IBL design. Their mean deviation is (0.133±0.001) mW, while their maximum deviation is 0.49 mW.
A stronger rise can be observed for V5 and V4 from 200 V upwards, and for V1 and V6 from 900 V upwards, leading to increased power in comparison to the other designs. The clear differences between the quite similar designs, V5/V6 and V1/V4, are remarkable. Especially at high voltages self-heating of the sensor cannot be excluded. However, since neither a significant increase in temperature nor a strong rise in each design is measured, it is very likely that the differences are caused by the different designs. The currents of the individual measurements are summed and plotted along with a measurement of the whole sensor in Figure 5 . All structures were biased at the same time for the latter measurement. Contrary to the naive expectation, a big difference between both curves is visible. The observed difference decreases for increasing voltage. This effect was also observed at unirradiated REINER sensors and other n + -in-n structures [12] , indicating that the leakage current contribution from lateral and edge effects is not negligible, especially for small area devices. This should always be considered when statements of test structures are related to full-scale devices. T=-30°C
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Charge collection measurements
A Strontium-90 beta source and a trigger scintillator were added on top of each other to the cooling setup described in section 4. The module in between was moved in such a way that the structure to be examined was always centered and aligned to the source setup. The emitted electrons pass through the sensor and its read-out chip, a thin aluminium plate and finally the scintillator, which then sends a read-out trigger to the chip. A hit map of a source scan at 600 V is shown in Figure 6 . The beam spot is clearly visible, along with the inefficiencies caused by the guard rings between different structures. Noticeable are the two noisy areas between columns 60 and 70, which are related to the guard rings of design V5. With increasing bias voltage, the same effect can be observed at other structures. Tests at different temperatures reveal a dependence. Since the leakage current is highly temperature-dependent and since design V5, which has the highest leakage current of all designs, is influenced at lower bias voltages, it seems to be a current-related issue. The successful operation of pixels being shifted under guard rings has been shown several times [4, 8, 13] . Thus, this behaviour was not expected and seems to be an exclusive feature of this special sensor design with multiple long but narrow guard ring structures placed on the same sensor, also featuring some pixel columns being shifted beyond the guard rings. As an outcome, read-out of all pixel columns in the area of the guard rings was disabled and they are therefore excluded in all further measurements.
Each pixel read-out cell of the FE-I4 chip contains a discriminator with an adjustable threshold. If a signal in the sensor exceeds this threshold, the time over threshold (ToT) is measured. Therefore the ToT is directly related to the charge induced in the sensor. For all measurements, the FE was tuned to a threshold of 3200 e and a ToTresponse of 6 at a reference charge of 20 ke. The on-sensor temperature was -25
• C. Measurements were done for all structures at several bias voltage points ranging from 400 V up to 1000 V. At every bias point 10 6 trigger hits were recorded. Due to time constraints, not all combinations of voltages and designs could be measured. The raw data was clustered and analysed with fei4Analyzer [14]. A Landau-Gauss convolution was fitted to the distribution of ToT values. The most probable value (MPV) of this function is plotted against the applied bias voltage in Figure 7 .
For all structures the MPV increases with the bias voltage. The highest MPV at each voltage is measured at the structure with design V5. As for the leakage current, good agreement between the results of designs 05 and V0 is found. For all structures with modified pixel designs, except for V2, the collected charge is increased. The average increment at 600 V, 800 V and 1000 V with respect to the IBL design is about 19 % for V3, about 32 % for V1, V4 and V6 and more than 100 % for V5.
Testbeam measurements
Measurements were performed with a pion beam of 120 GeV at CERN-SPS beamline H6. High tracking resolution of about 5 µm in x and y was provided by six MIMOSA26 sensors of ACONITE, an EUDET-type telescope [15, 16] . An unirradiated FE-I4 planar pixel module was used as reference plane. All modules were placed in an isolated box, which was cooled with a regulated chiller and 400 500 600 700 800 900 1000 flushed with nitrogen. An on-sensor temperature of about -28
• C was determined for the device under test (DUT), which was then tuned to a threshold of 3200 e and a ToTresponse of 6 at a reference charge of 20 ke.
Track reconstruction was performed with EUTelescope [16, 17] . Due to different readout times of the telescope planes and the DUTs, only tracks given by the telescope which match to hits in the reference plane are considered in the number of tracks n tracks . Each track which can be matched to a hit in the DUT is considered in the number of hits n hits . The efficiency ε is defined as ε = n hits n tracks ,
its relative error σ ε is defined as
The data was recorded in runs, each containing roughly 210 k events. As the number of events per design strongly depends on the beam position, the EfficiencyVsGeometry analysis of TBmon2 [16, 18] was used to calculate the efficiency and its error separately for each pixel design and each run. For each design, a mean weighted by the number of events was determined for all runs taken under the same conditions. The efficiencies for the individual designs at different bias voltages are plotted in Figure 8 . Due to missing overlap between the telescope planes and the DUT, no data is available for the second IBL design V0.
For the higher voltage points saturation can be observed. The efficiencies of all designs are compatible with each other. At 1000 V, the average efficiency is (97.5 ± 0.2) %, with design 05 showing the lowest value of (97.3 ± 0.3) %. At 800 V, the average efficiency is (97.1 ± 0.2) %, again with design 05 showing the lowest value of (96.8 ± 0.4) %. The in-pixel efficiency maps at these voltages re-veal that the inefficiencies are entirely in the region of the bias dot and the bias grid, independently from the design.
At 600 V the first differences are visible and become more prominent at 400 V. The detailed data can be found in Table 1 and Table 2 . The in-pixel efficiency maps in Figure 9 reveal where the differences come from. The efficiency in the IBL design 05 is uniformly distributed, only some edge effects are visible. For V4 and V6 efficiency hot spots are visible, which can be clearly connected to the design. The main area of V5 is highly efficient. Even at low voltages, this design suffers only from inefficiencies caused by the bias dot and the bias grid.
Summary and Outlook
Several sensors with REINER pixel implantations have been characterized in the laboratory and at testbeams. On a module irradiated with neutrons to 5×10 15 n eq cm −2 , the REINER designs perform similar or better than the IBL standard design in terms of charge collection and tracking efficiency, at the cost of a slightly increased leakage current. Comparing design V5 to the IBL design 05, V5 Figure 9 : In-pixel efficiency maps of design 05, V4, V6 and V5, at 400 V, overlayed with their schematic layouts. The bias grid and the bias dot is on the left, the bump bond connection is on the right. reaches at 800 V the same efficiency of 97.4 % as 05 at 1000 V, leading to a sensor power reduction of 12 %. A larger power reduction can be achieved at lower bias voltages. V5 reaches at 600 V the same efficiency of 96.8 % as 05 at 800 V with the sensor power reduced by 43 %.
Designs with larger areas of high-dosed p-spray (V1, V4, V5) perform better than designs without (V2, V3, V6), while the effect of the n + implantation shape seems minor. The amplification seems to be induced by the additional p-n junction. It is probably a gain effect similar to that already used in avalanche diodes and LGADs [19] .
To continue the studies, the same measurements are currently performed on a second REINER pixel module which was irradiated with protons to about 6×10 15 n eq cm −2 . To investigate whether these results are easily transferable, all designs were also adopted to n + -in-p and a wafer production was submitted.
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